## FORM PTO 7449

Atty Docket

Serial No.

To be assigned

**INFORMATION DISCLOSURE CITATION** 

BUR9-2000-0024-US1

Applicant

Gary S. DITLOW, et al.

Filing Date

Group Art Unit

Unassigned

H	2	$\mathbf{p}_{\mathbf{\Lambda}}$	TENT	DOCI	<b>IMENTS</b>
u,		FA.		DUL.	HATERIA I 19

			U.S. PATENT	DOCUMENTS		_	
Examiner Initial		Document Number	Date	Name	Class	Sub- Class	Filing Date
AMS	AA	5,404,310	04/04/95	Mitsuhashi	364	490	
i i	AB	5,537,328	07/16/96	Ito	364	489	
	AC	5,598,348	01/28/97	Rusu et al.	364	491	
	AD	5,838,947	11/17/98	Sarin	395	500	
	AE	5,872,952	02/16/99	Tuan et al.	395	500	
	AF	5,883,814	03/16/99	Luk et al.	364	491	
	AG	5,903,469	05/11/99	Но	364	489	
<b>V</b>	AH	5,933,358	08/03/99	Koh et al.	364	578	
	ΑI						
	AJ	•					
	AK						

## FOREIGN PATENT DOCUMENTS

	Document Number	Date	Country	Class	Sub- Class	Trans- lation
AL						Yes No
AM						Yes No
AN						Yes No
AO						Yes No

OTHER (Including Author, Title, Date, Pertinent Pages, etc.)

1		OTTICK (moldaing Nathor, Thie, Date, Fortmone Lages, etc.)
f	AR	Farbarik, R. Xiaowen Liu, Rossman, M. Parakh, P. Basso, T. Brown, R.; Cad Tools
		Farbarik, R. Xiaowen Liu, Rossman, M. Parakh, P. Basso, T. Brown, R.; Cad Tools For Area Distributed I/O Pad Packaging, Proceedings. 1997 IEEE Multi Chip Module Conference (Cat. No.97CB36039) 1997 p.125-9.
AB	AS	Richard Goering; Analysis Tool Touts Integration, Electronic Engineering Times, February 9, 1999, p. PG45.
MS	AT	Richard Goering; Cadence Adds 'Integrity' Features to IC Layout; Electronic Engineering Times, November 8, 1999, p. PG63.

Examiner

Date Considered
14 Wm 2004

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP § 609.

Draw line through citation if not in conformance and not considered.

Include copy of this form with next communication to Applicant.